


Reset Circuit with Manual Reset and Watchdog

Description


The EM6323/24 are low power, high precision reset ICs featuring a manual reset and a watchdog inputs. They have different threshold voltages and several timeout reset periods (t_{POR}) and watchdog timeout periods (t_{WD}) for maximum flexibility in the application. EM6323 has a manual reset (\overline{MR} with internal pull-up) and a watchdog input pins. EM6324 has only a watchdog input pin (WDI). The watchdog function can be disabled by driving WDI with a three-state driver or by leaving WDI unconnected. This is useful when the MCU is in sleep mode.

Small SOT23-5L package as well as ultra-low supply current of 3.8μ A make the EM6323 and the EM6324 an ideal choice for portable and battery-operated devices.

Typical Application



Block Diagram



Pin Description


Features

- $\Box \quad \text{Ultra-low supply current of } 3.8\mu\text{A} (V_{\text{DD}}=3.3\text{V})$
- □ Operating temperature range: -40°C to +125°C
- □ ±1.5% reset threshold accuracy
- □ 11 reset threshold voltages V_{TH}: 4.63V, 4.4V, 3.08V, 2.93V, 2.63V, 2.2V, 1.8V, 1.66V, 1.57V, 1.38V, 1.31V
- □ 200ms reset timeout period (1.6ms, 25ms, 1600ms on request)
- □ 1.6s watchdog timeout period (6.2ms, 102ms, 25.6s on request)
- □ 3 reset output options:
 - Active-low RESET push-pull
 - Active-low RESET open-drain
 - Active-high RESET push-pull
- Detection of microcontroller in sleep mode

Applications

- Workstations
- Point of sales (POS)
- Personal computers
- Routers, hubs and switches
- Handheld GPS
- Vending machines and ATM
- Automotive systems


Pin Configuration



SOT23-5L							
EM6323	3 EM6324 Name		Function				
1	1	RESET	Active-low RESET output (push-pull or open-drain)				
2	2	GND	Ground				
3	-	MR	Manual Reset input with an internal pull-up $30k\Omega$ resistor. Reset remains active as long as \overline{MR} is low and for t _{POR} after returns high. \overline{MR} can be driven with a CMOS output or shorted to ground with a switch				
-	3	RESET	Active-high RESET output (push-pull)				
4	4	WDI	Watchdog input. WDI must be driven with a CMOS output. If the microcontroller I/O is put in a high impedance condition, the circuit will detect this condition as a microcontroller in sleep mode and prevent its watchdog from timing out				
5	5	V_{DD}	Supply Voltage (5.5V max.)				



Ordering Information



X = Active-low /RESET push-pull (Active-high RESET push-pull also for EM6324)

 \mathbf{Y} = Active-low /RESET open-drain (*Active-high RESET push-pull also for EM6324*)

Z = Active-high RESET push-pull (EM6323 only)

Note: subject to availability (see standard versions list below). Please give complete Part Number when ordering

Standard Versions (Top Marking)

Threshold Voltage	Delay (t _{POR})/ Watchdog timer (t _{WD})	Output Type	Package	Part Number	Top Marking ¹⁾	Top Marking with 4 characters ²⁾
2.6V	200ms/1600ms	Active-high push-pull RESET	SOT23-5L	EM6323LZSP5B-2.6		APL5
2.63V	200ms/1600ms	Active-low push-pull RESET	SOT23-5L	EM6323LXSP5B-2.6		APLG
2.63V	200ms/1600ms	Active-low push-pull RESET	SOT23-5L	EM6323LXSP5B-2.6+	KF##	BPLG
2.93V	200ms/1600ms	Active-low push-pull RESET	SOT23-5L	EM6323LXSP5B-2.9		APLH
2.93V	200ms/1600ms	Active-low push-pull RESET	SOT23-5L	EM6323LXSP5B-2.9+	K0##	BPLH
3.08V	200ms/1600ms	Active-low push-pull RESET	SOT23-5L	EM6323LXSP5B-3.1		APLJ
2.93V	200ms/1600ms	Active-low open-drain RESET	SOT23-5L	EM6323LYSP5B-2.9		APLU
2.93V	200ms/1600ms	Active-low open-drain RESET	SOT23-5L	EM6323LYSP5B-2.9+	K6##	BPLU
3.1V	200ms/1600ms	Active-low open-drain RESET	SOT23-5L	EM6323LYSP5B-3.1		APLV
3.1V	200ms/1600ms	Active-low push-pull RESET	SOT23-5L	EM6323LXSP5B-3.1		APLJ
4.40V	200ms/1600ms	Active-low push-pull RESET	SOT23-5L	EM6324LXSP5B-4.4		AQMK
4.40V	200ms/1600ms	Active-low push-pull RESET	SOT23-5L	EM6324LXSP5B-4.4+	K9##	BQMK
2.9V	200ms/1600ms	Active-low open-drain RESET	SOT23-5L	EM6324LYSP5B-2.9		AQLU
1.38V	200ms/25600ms	Active-low push-pull RESET	SOT23-5L	EM6324QXSP5B-1.4		AQQB

¹⁾ Top marking is standard from 2006. No bottom marking exists. Where ## refers to the lot number (EM internal reference only)

²⁾ Top marking with 4 characters is standard from 2003. For lead-free/green mold (RoHS) parts, the first letter of top marking with 4 characters begins with letter "B" instead of letter "A". Bottom marking indicates the lot number.

Standard Versions (samples)

Part Number		
EM6323LXSP5B-2.6+		
EM6323LXSP5B-2.9+		

Part Number
EM6323LYSP5B-2.9+
EM6324LXSP5B-4.4+

Sample stock is generally held on **standard versions** only. Non standard versions have a 30,000 pieces minimum order quantity. Please contact factory for other versions not shown here and for availability of non standard versions.



Absolute Maximum Ratings

Parameter	Symbol	Conditions
Voltage at V _{DD} to GND	V _{DD}	-0.3V to +6V
Minimum voltage at any signal pin	V _{MIN}	GND - 0.3V
Maximum voltage at any signal pin	V _{MAX}	V _{DD} + 0.3V
Electrostatic discharge max. to MIL-STD-883C method 3015.7 with ref. to V_{SS}	V_{ESD}	2000V
Max. soldering conditions	T _{MAX}	250°C x 10s
Storage Temperature Range	T _{STG}	-65°C to +150°C

Stresses above these listed maximum ratings may cause permanent damages to the device. Exposure beyond specified operating conditions may affect device reliability or cause malfunction.

Handling Procedures

This device has built-in protection against high static voltages or electric fields; however, anti-static precautions must be taken as for any other CMOS component. Unless otherwise specified, proper operation can only occur when all terminal voltages are kept within the voltage range. Unused inputs must always be tied to a defined logic voltage level.

Operating Conditions

Parameter	Symbol	Min	Max	Unit
Supply voltage	V _{DD}	0.9	5.5	V
Operating Temperature	TA	-40	+125	°C
Input transition rise and fall rate on $\overline{\text{MR}}$ and WDI	t _R /t _F	-	100	ns/V

Electrical Characteristics

Unless otherwise specified: V_{DD} = 0.9V to 5.5V, T_A =-40°C to +125°C (note 1).

Parameter	Symbol	Conditions		Min	Тур	Max	Unit
			+25°C	-		4.4	μΑ
		V _{DD} =1.5V	-40°C to +125°C	-	2.4	6.8	
Current (note 2)		<u>۱</u>	+25°C	-	3.86	6.1	
Supply current (note 2)	I _{DD}	V _{DD} =3.3V	-40°C to +125°C	-		9.9	
		V _{DD} =5.0V	+25°C	-	5.89	8.6	
			-40°C to +125°C	-		11.6	
			+25°C	1.290		1.330	
		EM6323/24 - 1.3	-40°C to +85°C	1.245	1.31	1.382	
			-40°C to +125°C	1.221		1.387	
			+25°C	1.359		1.401	
		EM6323/24 - 1.4	-40°C to +85°C	1.311	1.38	1.456	
			-40°C to +125°C	1.286		1.461	
			+25°C	1.546		1.594	
		EM6323/24 - 1.6	-40°C to +85°C	1.492	1.57	1.656	
			-40°C to +125°C	1.463		1.663	
	з V _{TH}	EM6323/24 – 1.7	+25°C	1.635	1.66	1.685	
			-40°C to +85°C	1.577		1.751	
			-40°C to +125°C	1.547		1.758	
		EM6323/24 – 1.8	+25°C	1.773	1.80	1.827	
			-40°C to +85°C	1.710		1.899	
			-40°C to +125°C	1.678		1.906	
T he set of the late of the set of			+25°C	2.167	2.20	2.233	
Threshold voltage (note 3)		EM6323/24 – 2.2	-40°C to +85°C	2.090		2.321	
(1016-3)			-40°C to +125°C	2.050		2.330	
		EM6323/24 - 2.6	+25°C	2.591	2.63 2.93	2.669	
			-40°C to +85°C	2.499		2.775	
			-40°C to +125°C	2.451		2.785	
		EM6323/24 – 2.9	+25°C	2.886		2.974	
			-40°C to +85°C	2.784		3.091	
			-40°C to +125°C	2.731		3.103	
			+25°C	3.034	3.08	3.126	
		EM6323/24 - 3.1	-40°C to +85°C	2.926		3.249	
			-40°C to +125°C	2.871		3.262	
			+25°C	4.334		4.466	
		EM6323/24 - 4.4	-40°C to +85°C	4.180	4.40	4.642	
			-40°C to +125°C	4.101		4.660	
		EM6323/24 – 4.6	+25°C	4.561		4.699	
			-40°C to +85°C	4.399	4.63	4.885	
			-40°C to +125°C	4.315		4.903	

Note 1: Production tested at +25°C only. Over temperature limits are guaranteed by design, not production tested. **Note 3:** Threshold voltage is specified for V_{DD} falling.



Electrical Characteristics (continued)

Parameter	Symbol	Conditions		Min	Тур	Max	Unit	
Threshold hysteresis	V _{HYS}	T _A =+25°C			2.1%∙V _{TH}	-	V	
Depart time out maniad		V_{DD} from 0V to $V_{TH (typ)}$ +15%	EM6323/24 C-G-L-Q	160	200	240		
			EM6323/24 A-E-J-N	0.7	1.56	3.8	- ms	
Reset timeout period	t _{POR}	T _A = +25°C (note 2 and 4)	EM6323/24 B-F-K-P	20	25	30		
		, ,	EM6323/24 D-H-M-R	1280	1600	1920		
Propagation delay time V _{DD} to RESET (RESET) delay	t₽	V_{DD} drops from $V_{\text{TH}(\text{typ})}\text{+}0.2V$ to $V_{\text{TH}(\text{typ})}\text{-}0.2V$ (note 2). $T_{\text{A}}\text{=}\text{+}25^{\circ}\text{C}$			70	255	μs	
		V _{DD} >1V	I _{OL} =100μA	-	-	0.3	1	
Open-drain RESET output	V _{OL}	V _{DD} >2.5V	I _{OL} =1.5mA	-	-	0.3	V	
Voltage		V _{DD} >5V	I _{OL} =3mA	-	-	0.35		
		V _{DD} >1V	I _{OL} =100μA	-	-	0.3	- V	
	V _{OL}	V _{DD} >2.5V	I _{OL} =1.5mA	-	-	0.3		
Push-pull RESET / RESET		V _{DD} >5V	I _{oL} =3mA	-	-	0.35		
Output voltage		V _{DD} >1.1V	I _{OH} =-30µА	0.8	-	-		
	V _{OH}	V _{DD} >2.5V	I _{он} =-1.5mA	2	-	-		
		V _{DD} >5V	I _{OH} =-3mA	4	-	-		
Output leakage current	I _{LEAK}	Only for EM6323/24_Y (open-drain)		-	-	0.5	μA	
WATCHDOG INPUT (WDI)								
WDI Input low	V_{WDI} low			-	-	0.3•V _{DD}	V	
WDI Input high	V _{WDI} high	T _A = +25	°C	0.7•V _{DD}	-	-	V	
Pulse width at WDI	t _{WP}			1	-	-	μS	
			EM6323/24 J-K-L-M	1280	1600	1920	- ms	
Wetch do a time or ut a priod	4	(2010.0)	EM6323/24 A-B-C-D	5	6.25	7.5		
Watchdog timeout period	t _{WD}	(note 6)	EM6323/24 E-F-G-H	80	100	120		
			EM6323/24 N-P-Q-R	20480	25600	30720		
High-level Input Current	I _{IH}	WDI connected to VDD, $T_A=$	+25°C	-	18	-	μA	
Low-level Input Current	IIL	WDI connected to GND, T _A = +25°C		-	8.3	-	μA	
MANUAL RESET (MR) - E	M6323 only							
MR Input low	V _{MRT} low			-	-	0.3•V _{DD}	V	
MR Input high	R Input high VMPT high		0.7•V _{DD}	-	-	V		
MR to Reset delay	t _{MD}	T _A = +25°C		-	0.3	-	μS	
Pulse width at \overline{MR} (note 5)	t _{PMD}			1	-	-	μS	
MR Internal Pull-up resistor	R _{MR}	T _A =-40°C to +125°C		7	30	74	kΩ	

Unless otherwise specified: V_{DD} = 0.9V to 5.5V, T_A =-40°C to +125° C (note 1).

Note 1: Production tested at +25°C only. Over temperature limits are guaranteed by design, not production tested.

Note 2: WDI, MR and RESET (RESET) open.

Note 3: Threshold voltage is specified for V_{DD} falling.


Note 4: Standard version for t_{POR} is 200ms (typ). Other option (1.6ms, 25ms, 1600ms) are available by mask option and upon minimum order quantity. Please contact EM sales.


Note 5: Pulse width must be greater than $1\mu s$ to ensure the RESET (RESET) to go active.

Note 6: Standard version for t_{WD} is 1600ms (typ). Other option (6.2ms, 102ms, 25.6s) are available by mask option and upon minimum order quantity. Please contact EM sales.



Timing Waveforms






Note 7: t_{SEN} = Maximum Transient Duration. Please refer to figure on the next page. **Note 8:** Overdrive = V_{TH} -V_{DD}. Please refer to figure on the next page.



Typical Operating Characteristics


(Typical values are at T_A =+25°C unless otherwise noted. WDI, \overline{MR} , \overline{RESET} and RESET open.)






Typical Operating Characteristics

(Typical values are at T_A =+25°C unless otherwise noted. WDI, \overline{MR} , \overline{RESET} and RESET open.)





Functional Description



Reset Outputs

A microprocessor (μ P) reset input starts the μ P in a known state. The EM6323/24 μ P supervisory circuits assert a reset to prevent code-execution errors during power-up, power-down, and brownout conditions. RESET is guaranteed to be a logic low for V_{DD} down to 0.9V. Once V_{DD} exceeds the reset threshold, an internal timer keeps RESET low for the specified reset timeout period (t_{POR}); after this interval, RESET returns high. If a brownout condition occurs (V_{DD} dips below the reset threshold), RESET goes low. Each time RESET is asserted it stays low for the reset timeout period. Any time V_{DD} goes below the reset threshold the internal timer restarts. RESET is the inverse of RESET.

Manual Reset Input (EM6323 only)

A logic low on $\overline{\text{MR}}$ asserts a reset. Reset remains asserted while $\overline{\text{MR}}$ is low, and for t_{POR} (200ms nominal for EM6323 C-G-L-Q) after it returns high. $\overline{\text{MR}}$ has an internal 30k Ω pull-up resistor, so it can be left open if unused. This input can be driven with CMOS logic levels or with open-drain outputs. Connect a normally open momentary switch from $\overline{\text{MR}}$ to V_{SS} to create a manual-reset function; debounce circuitry is integrated. If $\overline{\text{MR}}$ is driven from long cable or the device is used in a noisy environment, connect a $0.1\mu\text{F}$ capacitor from $\overline{\text{MR}}$ to V_{SS} to provide additional noise immunity (stronger external additional pull-up resistor can also be added).




Watchdog Input

If the watchdog timer has not been cleared within t_{WD} (1.6s typ.), reset asserts. The internal 1.6s timer is cleared by either a reset pulse or by toggling WDI. While reset is asserted, the timer remains cleared and does not count. As soon as reset is released, the timer starts counting.

If the microcontroller I/O connected to WDI is put in a high impedance condition, the circuit will detect this condition as a microcontroller in sleep mode and prevent its watchdog from timing out. To monitor a high impedance or a three state condition on WDI, the watchdog input is internally driven low during the first 15/16 of the watchdog timeout period and high for the last 1/16 of the watchdog timeout period. When WDI is left unconnected, this internal driver clears the 1.6s timer every 1.5s. When WDI is three-stated or unconnected, the maximum allowable leakage current is 0.5µA.

To minimized the overall system power consumption and therefore for a minimum watchdog input current leave WDI low for the majority of the watchdog timeout period, pulsing it low-high-low once within the first 15/16 of the watchdog timeout period to reset the watchdog timer. If WDI is externally driven high for the majority of the timeout period, up to 35μ A can flow into WDI. Meanwhile when the microcontroller is not in sleep mode, the output of the microcontroller which drives WDI has to be strong enough to fight the 35μ A.



WDI Input Stage Block Schematic




Fig. 18 WDI Input Current High-Level I_{IH} vs. Temperature (V_{DD}=5.5V)






Fig. 15


WDI Input Timing Diagram







Package Information



Traceability for small packages

Due to the limited space on the package surface, the bottom marking contains a limited number of characters that provide only partial information for lot traceability. Full information for complete traceability is however provided on the packing labels of the product at delivery from EM. It is highly recommended that the customer insures full lot traceability of EM product in his final product.

EM Microelectronic-Marin SA (EM) makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in EM's General Terms of Sale located on the Company's web site. EM assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of EM are granted in connection with the sale of EM products, expressly or by implications. EM's products are not authorized for use as components in life support devices or systems.

Product qualification is performed according to internal EM quality standards for industrial products. For any special requirement (eg. automotive grade) please contact EM Microelectronic-Marin S.A.